"A Pipelined Algorithm and Area-Efficient Architecture for Serial ..."

Hongji Fang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3187096

access: closed

type: Journal Article

metadata version: 2022-11-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/FangZYZM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/FangZYZM22
Hongji Fang, Bo Zhang, Feng Yu, Bei Zhao, Zhenguo Ma:
A Pipelined Algorithm and Area-Efficient Architecture for Serial Real-Valued FFT. IEEE Trans. Circuits Syst. II Express Briefs 69(11): 4533-4537 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.