"Design and Implementation of a VLSI-based Annealing Accelerator for ..."

Yuan-Ho Chen et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2024.3380609

access: closed

type: Journal Article

metadata version: 2024-10-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/ChenCNL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/ChenCNL24
Yuan-Ho Chen, Che-An Chou, Chin-Fu Nien, Shinn-Yn Lin:
Design and Implementation of a VLSI-based Annealing Accelerator for Efficiently Solving Combinatorial Optimization Problems. IEEE Trans. Circuits Syst. II Express Briefs 71(9): 4291-4295 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.