"Area-Delay-Power Efficient VLSI Architecture of FIR Filter for Processing ..."

Sudipta Bose, Arijit De, Indrajit Chakrabarti (2021)

> Home

Details and statistics

DOI: 10.1109/TCSII.2021.3081257

access: closed

type: Journal Article

metadata version: 2021-11-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/BoseDC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/BoseDC21
Sudipta Bose, Arijit De, Indrajit Chakrabarti:
Area-Delay-Power Efficient VLSI Architecture of FIR Filter for Processing Seismic Signal. IEEE Trans. Circuits Syst. II Express Briefs 68(11): 3451-3455 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.