"Programmable Local Clock SET Filtering for SEE-Resistant FPGA."

Aurélien Alacchi, Pierre-Emmanuel Gaillardon (2022)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3172390

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/AlacchiG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/AlacchiG22
Aurélien Alacchi, Pierre-Emmanuel Gaillardon:
Programmable Local Clock SET Filtering for SEE-Resistant FPGA. IEEE Trans. Circuits Syst. II Express Briefs 69(9): 3879-3883 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.