"A Bias-Current-Free Fractional-N Hybrid PLL for Low-Voltage Clock Generation."

Xinyu Xu et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TCSI.2021.3090567

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/XuWRW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/XuWRW21
Xinyu Xu, Zixiang Wan, Woogeun Rhee, Zhihua Wang:
A Bias-Current-Free Fractional-N Hybrid PLL for Low-Voltage Clock Generation. IEEE Trans. Circuits Syst. I Regul. Pap. 68(9): 3611-3620 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.