"A Low-Latency Power Series Approximate Computing and Architecture for ..."

Dian Tian et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3368102

access: closed

type: Journal Article

metadata version: 2024-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/TianYXTFHU24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/TianYXTFHU24
Dian Tian, Ningmei Yu, Minghui Xie, Jiahao Tang, Zhuang Feng, Álvaro Hernández, Jesús Ureña:
A Low-Latency Power Series Approximate Computing and Architecture for Co-Calculation of Division and Square Root. IEEE Trans. Circuits Syst. I Regul. Pap. 71(6): 2723-2734 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.