![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Design Flow for Hybrid CMOS/Memristor Systems - Part II: Circuit ..."
Sachin Maheshwari et al. (2021)
- Sachin Maheshwari
, Spyros Stathopoulos
, Jiaqi Wang
, Alexander Serb
, Yihan Pan
, Andrea Mifsud
, Lieuwe B. Leene, Jiawei Shen, Christos Papavassiliou
, Timothy G. Constandinou
, Themistoklis Prodromakis
:
Design Flow for Hybrid CMOS/Memristor Systems - Part II: Circuit Schematics and Layout. IEEE Trans. Circuits Syst. I Regul. Pap. 68(12): 4876-4888 (2021)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.