"An 11T1C Bit-Level-Sparsity-Aware Computing- in-Memory Macro With Adaptive ..."

Ye Lin et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3419902

access: closed

type: Journal Article

metadata version: 2024-12-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/LinLZMLJDD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/LinLZMLJDD24
Ye Lin, Yuandong Li, Heng Zhang, He Ma, Jingjing Lv, Anying Jiang, Yuan Du, Li Du:
An 11T1C Bit-Level-Sparsity-Aware Computing- in-Memory Macro With Adaptive Conversion Time and Computation Voltage. IEEE Trans. Circuits Syst. I Regul. Pap. 71(11): 4985-4995 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.