"A Power-Efficient Clock Circuit and Output Serializing Technique ..."

Haolin Han et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3354995

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/HanLLSGRZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/HanLLSGRZ24
Haolin Han, Shubin Liu, Hongzhi Liang, Yi Shen, Jianyu Guo, Ruili Ren, Zhangming Zhu:
A Power-Efficient Clock Circuit and Output Serializing Technique Integrated in a 12-bit 10-GS/s ADC. IEEE Trans. Circuits Syst. I Regul. Pap. 71(4): 1495-1505 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.