"A 16-Bit 4.0-GS/s Calibration-Free 65 nm DAC Achieving >70 dBc SFDR and ..."

Yushen Fu et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCSI.2023.3242658

access: closed

type: Journal Article

metadata version: 2024-09-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/FuHLSLY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/FuHLSLY23
Yushen Fu, Chengyu Huang, Longqiang Lai, Nan Sun, Xueqing Li, Huazhong Yang:
A 16-Bit 4.0-GS/s Calibration-Free 65 nm DAC Achieving >70 dBc SFDR and < -80 dBc IM3 Up to 1 GHz With Enhanced Constant-Switching-Activity Data-Weighted-Averaging. IEEE Trans. Circuits Syst. I Regul. Pap. 70(5): 1856-1867 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.