"A 13-Bit 260MS/s Power-Efficient Pipeline ADC Using a Current-Reuse ..."

Dadian Zhou et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCSI.2019.2925743

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ZhouBJPLSKS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ZhouBJPLSKS19
Dadian Zhou, Carlos Briseno-Vidrios, Junning Jiang, Chulhyun Park, Qiyuan Liu, Eric G. Soenen, Martin Kinyua, José Silva-Martínez:
A 13-Bit 260MS/s Power-Efficient Pipeline ADC Using a Current-Reuse Technique and Interstage Gain and Nonlinearity Errors Calibration. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(9): 3373-3383 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.