"Resource-Efficient Parallel Tree-Based Join Architecture on FPGA."

Huan Zhang et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCSII.2018.2836920

access: closed

type: Journal Article

metadata version: 2022-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ZhangZLMY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ZhangZLMY19
Huan Zhang, Bei Zhao, Wei-Jun Li, Zhen-Guo Ma, Feng Yu:
Resource-Efficient Parallel Tree-Based Join Architecture on FPGA. IEEE Trans. Circuits Syst. II Express Briefs 66-II(1): 111-115 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.