"A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With ..."

Shuai Yuan et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TCSI.2016.2555250

access: closed

type: Journal Article

metadata version: 2020-08-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/YuanWWZZW16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/YuanWWZZW16
Shuai Yuan, Liji Wu, Ziqiang Wang, Xuqiang Zheng, Chun Zhang, Zhihua Wang:
A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS Technology. IEEE Trans. Circuits Syst. I Regul. Pap. 63-I(7): 939-949 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.