"A Systolic Array Based GTD Processor With a Parallel Algorithm."

Chia-Hsiang Yang et al. (2015)

> Home

Details and statistics

DOI: 10.1109/TCSI.2015.2388831

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/YangCHC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/YangCHC15
Chia-Hsiang Yang, Chun-Wei Chou, Chia-Shen Hsu, Chiao-En Chen:
A Systolic Array Based GTD Processor With a Parallel Algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(4): 1099-1108 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.