"Efficient FPGA Implementation of Low-Complexity Systolic Karatsuba ..."

Jiafeng Xie et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCSI.2017.2677962

access: closed

type: Journal Article

metadata version: 2021-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/XieMSLZM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/XieMSLZM17
Jiafeng Xie, Pramod Kumar Meher, Mingui Sun, Yuecheng Li, Bo Zeng, Zhi-Hong Mao:
Efficient FPGA Implementation of Low-Complexity Systolic Karatsuba Multiplier Over GF(2^m) Based on NIST Polynomials. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(7): 1815-1825 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.