"Current Mirror Array: A Novel Circuit Topology for Combining Physical ..."

Zheng Wang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCSI.2017.2743004

access: closed

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/WangCPJZCB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/WangCPJZCB18
Zheng Wang, Yi Chen, Aakash Patil, Jayasanker Jayabalan, Xueyong Zhang, Chip-Hong Chang, Arindam Basu:
Current Mirror Array: A Novel Circuit Topology for Combining Physical Unclonable Function and Machine Learning. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(4): 1314-1326 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.