"Optimum nMOS/pMOS Imbalance for Energy Efficient Digital Circuits."

Francisco Veirano, Lirida A. B. Naviner, Fernando Silveira (2017)

> Home

Details and statistics

DOI: 10.1109/TCSI.2017.2747480

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/VeiranoNS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/VeiranoNS17
Francisco Veirano, Lirida A. B. Naviner, Fernando Silveira:
Optimum nMOS/pMOS Imbalance for Energy Efficient Digital Circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(12): 3081-3091 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.