"Area Efficient VLSI Architectures for Weak Signal Detection in Additive ..."

Siva Ram Krishna Vadali et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCSI.2020.2969985

access: closed

type: Journal Article

metadata version: 2020-10-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/VadaliMRC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/VadaliMRC20
Siva Ram Krishna Vadali, Subrahmanyam Mula, Priyadip Ray, Saswat Chakrabarti:
Area Efficient VLSI Architectures for Weak Signal Detection in Additive Generalized Cauchy Noise. IEEE Trans. Circuits Syst. I Regul. Pap. 67-I(6): 1962-1975 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.