"A CMOS 8-Bit 1.6-GS/s DAC With Digital Random Return-to-Zero."

Wei-Hsin Tseng, Jieh-Tsorng Wu, Yung-Cheng Chu (2011)

> Home

Details and statistics

DOI: 10.1109/TCSII.2010.2092823

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/TsengWC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/TsengWC11
Wei-Hsin Tseng, Jieh-Tsorng Wu, Yung-Cheng Chu:
A CMOS 8-Bit 1.6-GS/s DAC With Digital Random Return-to-Zero. IEEE Trans. Circuits Syst. II Express Briefs 58-II(1): 1-5 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.