"A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity ..."

Che-Wei Tien, Shen-Iuan Liu (2018)

> Home

Details and statistics

DOI: 10.1109/TCSI.2017.2769721

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/TienL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/TienL18
Che-Wei Tien, Shen-Iuan Liu:
A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(6): 1830-1839 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.