"Low-Power Divider Retiming in a 3-4 GHz Fractional-N PLL."

Davide Tasca et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TCSII.2011.2124510

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/TascaZLSL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/TascaZLSL11
Davide Tasca, Marco Zanuso, Salvatore Levantino, Carlo Samori, Andrea L. Lacaita:
Low-Power Divider Retiming in a 3-4 GHz Fractional-N PLL. IEEE Trans. Circuits Syst. II Express Briefs 58-II(4): 200-204 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.