default search action
"A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS."
Hung-Yen Tai et al. (2014)
- Hung-Yen Tai, Cheng-Hsueh Tsai, Pao-Yang Tsai, Hung-Wei Chen, Hsin-Shu Chen:
A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 61-II(5): 339-343 (2014)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.