"A Low-Power Low-Area Error-Detecting Latch for Resilient Architectures in ..."

Ramy N. Tadros et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TCSII.2016.2536179

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/TadrosHMCB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/TadrosHMCB16
Ramy N. Tadros, Weizhe Hua, Matheus T. Moreira, Ney Laert Vilar Calazans, Peter A. Beerel:
A Low-Power Low-Area Error-Detecting Latch for Resilient Architectures in 28-nm FDSOI. IEEE Trans. Circuits Syst. II Express Briefs 63-II(9): 858-862 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.