"A 4.1-mW 3.5-GS/s 6-Bit Time-Interleaved ADC in 40-nm CMOS."

Annachiara Spagnolo et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCSII.2014.2327340

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/SpagnoloVWD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/SpagnoloVWD14
Annachiara Spagnolo, Bob Verbruggen, Piet Wambacq, Stefano D'Amico:
A 4.1-mW 3.5-GS/s 6-Bit Time-Interleaved ADC in 40-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 61-II(7): 466-470 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.