"Corrections to "A Universal Architecture for Designing Efficient Modulo ..."

Leonel Sousa, Ricardo Chaves (2005)

> Home

Details and statistics

DOI: 10.1109/TCSI.2005.856130

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/SousaC05a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/SousaC05a
Leonel Sousa, Ricardo Chaves:
Corrections to "A Universal Architecture for Designing Efficient Modulo 2ⁿ⁺¹ Multipliers". IEEE Trans. Circuits Syst. I Regul. Pap. 52-I(9): 1982 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.