"An efficient VLSI design for a residue to binary converter for general ..."

Ming-Hwa Sheu et al. (2004)

> Home

Details and statistics

DOI: 10.1109/TCSII.2003.821516

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/SheuLCY04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/SheuLCY04
Ming-Hwa Sheu, Su-Hon Lin, Chichyang Chen, Shyue-Wen Yang:
An efficient VLSI design for a residue to binary converter for general balance moduli (2ⁿ-3, 2ⁿ+1, 2ⁿ-1, 2ⁿ+3). IEEE Trans. Circuits Syst. II Express Briefs 51-II(3): 152-155 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.