"Transistor-Level Synthesis of Pipeline Analog-to-Digital Converters Using ..."

Jesús Ruiz-Amaya, Manuel Delgado-Restituto, Ángel Rodríguez-Vázquez (2011)

> Home

Details and statistics

DOI: 10.1109/TCSI.2011.2157746

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/Ruiz-AmayaDR11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/Ruiz-AmayaDR11
Jesús Ruiz-Amaya, Manuel Delgado-Restituto, Ángel Rodríguez-Vázquez:
Transistor-Level Synthesis of Pipeline Analog-to-Digital Converters Using a Design-Space Reduction Algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(12): 2816-2828 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.