"Insight Into a Generic Interconnect Resource Model for Xilinx Virtex and ..."

Aiwu Ruan et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TCSII.2013.2278129

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/RuanYWJT13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/RuanYWJT13
Aiwu Ruan, Junhao Yang, Li Wan, Bairui Jie, Zhiqiang Tian:
Insight Into a Generic Interconnect Resource Model for Xilinx Virtex and Spartan Series FPGAs. IEEE Trans. Circuits Syst. II Express Briefs 60-II(11): 801-805 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.