"A 25-Gb/s 270-mW Time-to-Digital Converter-Based 8× Oversampling ..."

Sami Ur Rehman et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCSI.2018.2851294

access: closed

type: Journal Article

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/RehmanKCE18a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/RehmanKCE18a
Sami Ur Rehman, Mohammad Mahdi Khafaji, Corrado Carta, Frank Ellinger:
A 25-Gb/s 270-mW Time-to-Digital Converter-Based 8× Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(11): 3720-3733 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.