"An Energy-Efficient Network-on-Chip-Based Reconfigurable Viterbi Decoder ..."

N. Prasad, Indrajit Chakrabarti, Santanu Chattopadhyay (2018)

> Home

Details and statistics

DOI: 10.1109/TCSI.2018.2825362

access: closed

type: Journal Article

metadata version: 2022-01-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/PrasadCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/PrasadCC18
N. Prasad, Indrajit Chakrabarti, Santanu Chattopadhyay:
An Energy-Efficient Network-on-Chip-Based Reconfigurable Viterbi Decoder Architecture. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(10): 3543-3554 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.