"3-D-DATE: A Circuit-Level Three-Dimensional DRAM Area, Timing, and Energy ..."

Jong Beom Park, William Rhett Davis, Paul D. Franzon (2019)

> Home

Details and statistics

DOI: 10.1109/TCSI.2018.2868901

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ParkDF19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ParkDF19
Jong Beom Park, William Rhett Davis, Paul D. Franzon:
3-D-DATE: A Circuit-Level Three-Dimensional DRAM Area, Timing, and Energy Model. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(2): 756-768 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.