"In-Hardware Training Chip Based on CMOS Invertible Logic for Machine Learning."

Naoya Onizawa et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCSI.2019.2960383

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/OnizawaSMGH20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/OnizawaSMGH20
Naoya Onizawa, Sean C. Smithson, Brett H. Meyer, Warren J. Gross, Takahiro Hanyu:
In-Hardware Training Chip Based on CMOS Invertible Logic for Machine Learning. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 67-I(5): 1541-1550 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.