"Validation of a Full-Chip Simulation Model for Supply Noise and Delay ..."

Yasuhiro Ogasahara et al. (2007)

> Home

Details and statistics

DOI: 10.1109/TCSII.2007.901574

access: closed

type: Journal Article

metadata version: 2024-06-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/OgasaharaEHSO07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/OgasaharaEHSO07
Yasuhiro Ogasahara, Takashi Enami, Masanori Hashimoto, Takashi Sato, Takao Onoye:
Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement. IEEE Trans. Circuits Syst. II Express Briefs 54-II(10): 868-872 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.