default search action
"A Novel Low Power 1 GS/s S&H Architecture With Improved Analog Bandwidth."
Arashk Norouzpour-Shirazi et al. (2008)
- Arashk Norouzpour-Shirazi, S. Arash Mirhaj, Shahin Jafarabadi-Ashtiani, Omid Shoaei:
A Novel Low Power 1 GS/s S&H Architecture With Improved Analog Bandwidth. IEEE Trans. Circuits Syst. II Express Briefs 55-II(10): 971-975 (2008)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.