"High-Throughput Memory-Based Architecture for DHT Using a New ..."

Pramod Kumar Meher, Jagdish Chandra Patra, M. N. S. Swamy (2007)

> Home

Details and statistics

DOI: 10.1109/TCSII.2007.894407

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/MeherPS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/MeherPS07
Pramod Kumar Meher, Jagdish Chandra Patra, M. N. S. Swamy:
High-Throughput Memory-Based Architecture for DHT Using a New Convolutional Formulation. IEEE Trans. Circuits Syst. II Express Briefs 54-II(7): 606-610 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.