"A Low Power Logic-Compatible Multi-Bit Memory Bit Cell Architecture With ..."

John Lynch, Pedro P. Irazoqui (2014)

> Home

Details and statistics

DOI: 10.1109/TCSI.2014.2334791

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LynchI14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LynchI14
John Lynch, Pedro P. Irazoqui:
A Low Power Logic-Compatible Multi-Bit Memory Bit Cell Architecture With Differential Pair and Current Stop Constructs. IEEE Trans. Circuits Syst. I Regul. Pap. 61-I(12): 3367-3375 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.