"A Hybrid Logic Block Architecture in FPGA for Holistic Efficiency."

Tao Luo et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCSII.2016.2551555

access: closed

type: Journal Article

metadata version: 2022-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LuoLZHM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LuoLZHM17
Tao Luo, Hao Liang, Wei Zhang, Bingsheng He, Douglas L. Maskell:
A Hybrid Logic Block Architecture in FPGA for Holistic Efficiency. IEEE Trans. Circuits Syst. II Express Briefs 64-II(1): 71-75 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.