"A 576-Mbit/s 64-QAM 4 × 4 MIMO Precoding Processor With Lattice ..."

Chun-Fu Liao et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCSII.2013.2291074

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LiaoLJH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LiaoLJH14
Chun-Fu Liao, Fang-Chun Lan, Jin-Wei Jhang, Yuan-Hao Huang:
A 576-Mbit/s 64-QAM 4 × 4 MIMO Precoding Processor With Lattice Reduction. IEEE Trans. Circuits Syst. II Express Briefs 61-II(2): 95-99 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.