"Optimization Techniques for the Efficient Implementation of High-Rate ..."

Huang-Chang Lee et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCSI.2016.2612655

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LeeLHCU17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LeeLHCU17
Huang-Chang Lee, Mao-Ruei Li, Jyun-Kai Hu, Po-Chiao Chou, Yeong-Luh Ueng:
Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(2): 457-470 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.