"A 10-Mbps 0.8-pJ/bit Referenceless Clock and Data Recovery Circuit for ..."

Sunkwon Kim et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TCSII.2012.2234872

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/KimWSHLLK13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/KimWSHLLK13
Sunkwon Kim, Jong-Kwan Woo, Woo-Yeol Shin, Gi-Moon Hong, Hyongmin Lee, Hyunjoong Lee, Suhwan Kim:
A 10-Mbps 0.8-pJ/bit Referenceless Clock and Data Recovery Circuit for Optically Controlled Neural Interface System. IEEE Trans. Circuits Syst. II Express Briefs 60-II(1): 6-10 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.