"Design Optimization of On-Chip Inductive Peaking Structures for ..."

Jaeha Kim et al. (2009)

> Home

Details and statistics

DOI: 10.1109/TCSI.2009.2023772

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/KimKLJ09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/KimKLJ09
Jaeha Kim, Jeong-Kyoum Kim, Bong-Joon Lee, Deog-Kyoon Jeong:
Design Optimization of On-Chip Inductive Peaking Structures for 0.13-μm CMOS 40-Gb/s Transmitter Circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 56-I(12): 2544-2555 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.