"A Low Power and High Sensing Margin Non-Volatile Full Adder Using ..."

Kejie Huang, Rong Zhao, Yong Lian (2015)

> Home

Details and statistics

DOI: 10.1109/TCSI.2015.2388833

access: closed

type: Journal Article

metadata version: 2022-04-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/HuangZL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/HuangZL15
Kejie Huang, Rong Zhao, Yong Lian:
A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack Memory. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(4): 1109-1116 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.