"1.25/2.5-Gb/s Dual Bit-Rate Burst-Mode Clock Recovery Circuits in 0.18- ..."

Pyung-Su Han, Woo-Young Choi (2007)

> Home

Details and statistics

DOI: 10.1109/TCSII.2006.884120

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/HanC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/HanC07
Pyung-Su Han, Woo-Young Choi:
1.25/2.5-Gb/s Dual Bit-Rate Burst-Mode Clock Recovery Circuits in 0.18- μħbox m CMOS Technology. IEEE Trans. Circuits Syst. II Express Briefs 54-II(1): 38-42 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.