"Synchronized Interconnected ADPLLs for Distributed Clock Generation in 65 ..."

Dimitri Galayko et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCSII.2019.2932029

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/GalaykoSZJKABCB19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/GalaykoSZJKABCB19
Dimitri Galayko, Chuan Shan, Eldar Zianbetov, Mohammad Javidan, Anton Korniienko, François Anceau, Olivier Billoint, Éric Colinet, Elena Blokhina, Jérôme Juillard:
Synchronized Interconnected ADPLLs for Distributed Clock Generation in 65 nm CMOS Technology. IEEE Trans. Circuits Syst. II Express Briefs 66-II(10): 1673-1677 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.