"Reconfigurable Hardware Architectures for Sequential and Hybrid Decoding."

Mohammed Benaissa, Yiqun Zhu (2007)

> Home

Details and statistics

DOI: 10.1109/TCSI.2006.887600

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/BenaissaZ07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/BenaissaZ07
Mohammed Benaissa, Yiqun Zhu:
Reconfigurable Hardware Architectures for Sequential and Hybrid Decoding. IEEE Trans. Circuits Syst. I Regul. Pap. 54-I(3): 555-565 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.