"Hardware Architecture for List Successive Cancellation Decoding of Polar ..."

Alexios Balatsoukas-Stimming et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCSII.2014.2327336

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/Balatsoukas-StimmingRGB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/Balatsoukas-StimmingRGB14
Alexios Balatsoukas-Stimming, Alexandre J. Raymond, Warren J. Gross, Andreas Burg:
Hardware Architecture for List Successive Cancellation Decoding of Polar Codes. IEEE Trans. Circuits Syst. II Express Briefs 61-II(8): 609-613 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.