"Low-Power Cache Design Using 7T SRAM Cell."

Ramy E. Aly, Magdy A. Bayoumi (2007)

> Home

Details and statistics

DOI: 10.1109/TCSII.2006.877276

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/AlyB07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/AlyB07
Ramy E. Aly, Magdy A. Bayoumi:
Low-Power Cache Design Using 7T SRAM Cell. IEEE Trans. Circuits Syst. II Express Briefs 54-II(4): 318-322 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.