"A Full-Chip ESD Protection Circuit Simulation and Fast Dynamic Checking ..."

Feilong Zhang et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCAD.2018.2818707

access: closed

type: Journal Article

metadata version: 2024-02-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhangWLCLWLW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhangWLCLWLW19
Feilong Zhang, Chenkun Wang, Fei Lu, Qi Chen, Cheng Li, X. Shawn Wang, Daguang Li, Albert Z. Wang:
A Full-Chip ESD Protection Circuit Simulation and Fast Dynamic Checking Method Using SPICE and ESD Behavior Models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(3): 489-498 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.