"Design and Implementation of Block-Based Partitioning for Parallel ..."

Chun-Jen Wei, Howard Chen, Sao-Jie Chen (2012)

> Home

Details and statistics

DOI: 10.1109/TCAD.2011.2173489

access: closed

type: Journal Article

metadata version: 2022-06-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/WeiCC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/WeiCC12
Chun-Jen Wei, Howard Chen, Sao-Jie Chen:
Design and Implementation of Block-Based Partitioning for Parallel Flip-Chip Power-Grid Analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(3): 370-379 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.