"How Preserving Circuit Design Hierarchy During FPGA Packing Leads to ..."

Dries Vercruyce, Elias Vansteenkiste, Dirk Stroobandt (2018)

> Home

Details and statistics

DOI: 10.1109/TCAD.2017.2717786

access: open

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/tcad/VercruyceVS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/VercruyceVS18
Dries Vercruyce, Elias Vansteenkiste, Dirk Stroobandt:
How Preserving Circuit Design Hierarchy During FPGA Packing Leads to Better Performance. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(3): 629-642 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.